

Microcontroladores

Facultad de Ciencias Exactas
Universidad Nacional del Centro de la Provincia de Buenos Aires



Tema: μ C Familia PIC


Dr. Mario Barbaglia

16F84A Registro INTCON

INTCON REGISTER (ADDRESS 0Bh, 8Bh)


R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x
GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF
bit 7				bit 0			

- bit 7** **GIE: Global Interrupt Enable bit**
 1 = Enables all unmasked interrupts
 0 = Disables all interrupts
- bit 6** **EEIE: EE Write Complete Interrupt Enable bit**
 1 = Enables the EE Write Complete interrupts
 0 = Disables the EE Write Complete interrupt
- bit 5** **TOIE: TMR0 Overflow Interrupt Enable bit**
 1 = Enables the TMR0 interrupt
 0 = Disables the TMR0 interrupt
- bit 4** **INTE: RB0/INT External Interrupt Enable bit**
 1 = Enables the RB0/INT external interrupt
 0 = Disables the RB0/INT external interrupt
- bit 3** **RBIE: RB Port Change Interrupt Enable bit**
 1 = Enables the RB port change interrupt
 0 = Disables the RB port change interrupt
- bit 2** **TOIF: TMR0 Overflow Interrupt Flag bit**
 1 = TMR0 register has overflowed (must be cleared in software)
 0 = TMR0 register did not overflow
- bit 1** **INTF: RB0/INT External Interrupt Flag bit**
 1 = The RB0/INT external interrupt occurred (must be cleared in software)
 0 = The RB0/INT external interrupt did not occur
- bit 0** **RBIF: RB Port Change Interrupt Flag bit**
 1 = At least one of the RB7:RB4 pins changed state (must be cleared in software)
 0 = None of the RB7:RB4 pins have changed state



Simplified outline of PIC16F84 microcontroller interrupt

16F84A Direccionamiento. Organización de la memoria




File Address	Bank 0	Bank 1	File Address
00h	Indirect addr. ⁽¹⁾	Indirect addr. ⁽¹⁾	80h
01h	TMR0	OPTION_REG	81h
02h	PCL	PCL	82h
03h	STATUS	STATUS	83h
04h	FSR	FSR	84h
05h	PORTA	TRISA	85h
06h	PORTB	TRISB	86h
07h	—	—	87h
08h	EEDATA	EECON1	88h
09h	EEADR	EECON2 ⁽¹⁾	89h
0Ah	PCLATH	PCLATH	8Ah
0Bh	INTCON	INTCON	8Bh
0Ch			8Ch
	68 General Purpose Registers (SRAM)	Mapped (accesses) in Bank 0	
4Fh			CFh
50h			D0h
7Fh			FFh
	Bank 0	Bank 1	

□ Unimplemented data memory location, read as '0'.

Note 1: Not a physical register.

16F84A Direccinamiento directo e indirecto



16F84A Registro EECON1

EECON1 REGISTER (ADDRESS 88h)

U-0	U-0	U-0	R/W-0	R/W-x	R/W-0	R/S-0	R/S-0	
—	—	—	EEIF	WRERR	WREN	WR	RD	
bit 7								bit 0

bit 7-5 **Unimplemented:** Read as '0'

bit 4 **EEIF:** EEPROM Write Operation Interrupt Flag bit

1 = The write operation completed (must be cleared in software)

0 = The write operation is not complete or has not been started

bit 3 **WRERR:** EEPROM Error Flag bit

1 = A write operation is prematurely terminated

(any $\overline{\text{MCLR}}$ Reset or any WDT Reset during normal operation)

0 = The write operation completed

bit 2 **WREN:** EEPROM Write Enable bit

1 = Allows write cycles

0 = Inhibits write to the EEPROM

bit 1 **WR:** Write Control bit

1 = Initiates a write cycle. The bit is cleared by hardware once write is complete. The WR bit can only be set (not cleared) in software.

0 = Write cycle to the EEPROM is complete

bit 0 **RD:** Read Control bit

1 = Initiates an EEPROM read RD is cleared in hardware. The RD bit can only be set (not cleared) in software.



0 = Does not initiate an EEPROM read

16F84A Puertos de I/O. Puerto A

EXAMPLE 4-1: INITIALIZING PORTA

```

BCF STATUS, RP0 ;
CLRF PORTA      ; Initialize PORTA by
                 ; clearing output
                 ; data latches
BSF STATUS, RP0 ; Select Bank 1
MOVLW 0x0F     ; Value used to
                 ; initialize data
                 ; direction
MOVWF TRISA    ; Set RA<3:0> as inputs
                 ; RA4 as output
                 ; TRISA<7:5> are always
                 ; read as '0'.
    
```





16F84A Puertos de I/O. Puerto B

EXAMPLE 4-2: INITIALIZING PORTB


```

BCF STATUS, RPO ;
CLRF PORTB ; Initialize PORTB by
; clearing output
; data latches
BSF STATUS, RPO ; Select Bank 1
MOVLW 0xCF ; Value used to
; initialize data
; direction
MOVWF TRISB ; Set RB<3:0> as inputs
; RB<5:4> as outputs
; RB<7:6> as inputs
    
```



16F84A Temporizador 0

TIMER0 BLOCK DIAGRAM



Note 1: T0CS, T0SE, PSA, PS2:PS0 (OPTION_REG<5:0>).

Note 2: The prescaler is shared with Watchdog Timer (refer to Figure 5-2 for detailed block diagram).


TABLE 5-1: REGISTERS ASSOCIATED WITH TIMER0

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other RESETS
01h	TMR0	Timer0 Module Register								xxxx xxxx	uuuu uuuu
0Bh,8Bh	INTCON	GIE	EEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	—	—	—	PORTA Data Direction Register				---	1111	---1 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

Watchdog

WATCHDOG TIMER BLOCK DIAGRAM



Note: PSA and PS2:PS0 are bits in the OPTION_REG register.

SUMMARY OF REGISTERS ASSOCIATED WITH THE WATCHDOG TIMER

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other RESETS
2007h	Config. bits	(2)	(2)	(2)	(2)	PWRTE ⁽¹⁾	WDTE	FOSC1	FOSC0	(2)	
81h	OPTION_REG	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111


Legend: x = unknown. Shaded cells are not used by the WDT.

Note 1: See Register 6-1 for operation of the PWRTE bit.

2: See Register 6-1 and Section 6.12 for operation of the code and data protection bits.


Sleep Mode

WAKE-UP FROM SLEEP THROUGH INTERRUPT



- Note**
- 1: XT, HS, or LP oscillator mode assumed.
 - 2: $T_{OST} = 1024T_{OSC}$ (drawing not to scale). This delay will not be there for RC osc mode.
 - 3: GIE = '1' assumed. In this case after wake-up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
 - 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

Tiempo típico de programación entre FLASH y OTP (con programador)




ICSP (In-Circuit Serial Programming)


PROGRAM MEMORY MAPPING

		0.5K Word	1K Word
		Implemented	Implemented
		Not Implemented	Not Implemented
		Implemented	Implemented
		Reserved	Reserved
		Not Implemented	Not Implemented
2000	ID Location	Implemented	Implemented
2001	ID Location	Reserved	Reserved
2002	ID Location	Not Implemented	Not Implemented
2003	ID Location	Not Implemented	Not Implemented
2004	Reserved	Not Implemented	Not Implemented
2005	Reserved	Not Implemented	Not Implemented
2006	Reserved	Not Implemented	Not Implemented
2007	Configuration Word	Not Implemented	Not Implemented


TYPICAL APPLICATION CIRCUIT




Aplicaciones





Aplicaciones




Aplicaciones




Aplicaciones



Herramientas de diseño



Herramientas de diseño



Herramientas de diseño

