


MCS-51 PSW: Program Status Word Register

Symbol	Position
CY	PSW.7
AC	PSW.6
F0	PSW.5
RS1	PSW.4
RS0	PSW.3



name and Significance


lag.
able flag.

id by hardware each
cycle to indicate an odd/
er of "one" bits in the
lor, i.e., even parity.

working register banks as

PSW


MCS-51 Mapa de Memoria



MCS-51


Mapa de Memoria

Internal RAM Organization



Operación de la Pila

Stack Operation



**Storing Data on the Stack
(Increment then store)**

**Internal RAM
(Get then decrement)**

Getting Data From the Stack

MCS-51 SFR (Special Function Register)



Addr. (Hex.)	Mark	Full name
80	P0	Port 0
81	SP	Stack Pointer
	DPTR	Data Pointer
82	DPL	Data Low Pointer
83	DPH	Data High Pointer
87	PCON	Power Control
88	TCON	Timer/Counter Control
89	TMOD	Timer/Counter Mode Control
8A	TL0	Timer/Counter0 Low Byte
8B	TL1	Timer/Counter1 Low Byte
8C	TH0	Timer/Counter0 High Byte

Addr. (Hex.)	Mark	Full name
8D	TH1	Timer/Counter1 High Byte
90	P1	Port 1
98	SCON	Serial Port Control
99	SBUF	Serial Data Port
A0	P2	Port 2
A8	IE	Interrupt Enable
B0	P3	Port3
B8	IP	Interrupt Priority Control
D0	PSW	Program Status Word
E0	ACC(A)	Accumulator
F0	B	B Register


Inicialización (Reset)

Reset Values of the SFRs

SFR Name	Reset Value
PC	0000H
ACC	00H
B	00H
PSW	00H
SP	07H
DPTR	0000H
P0-P3	FFH
IP (8051)	XXX00000B
IP (8052)	XX0000000B
IE (8051)	0XX00000B
IE (8052)	0X000000B
TMOD	00H
TCON	00H
TH0	00H
TL0	00H
TH1	00H
TL1	00H
TH2 (8052)	00H
TL2 (8052)	00H
RCAP2H (8052)	00H
RCAP2L (8052)	00H
SCON	00H
SBUF	indeterminate
PCON (HMOS)	0XXXXXXXB
PCON (CHMOS)	0XXX0000B




MCS-51 Expansión de memoria



MCS-51 Puertos


Port Pin	Alternate Function
*P1.0	T2 (Timer/Counter 2 external input)
*P1.1	T2EX (Timer/Counter 2 Capture/Reload trigger)
P3.0	RXD (serial input port)
P3.1	TXD (serial output port)
P3.2	$\overline{INT0}$ (external interrupt)
P3.3	$\overline{INT1}$ (external interrupt)
P3.4	T0 (Timer/Counter 0 external input)
P3.5	T1 (Timer/Counter 1 external input)
P3.6	\overline{WR} (external Data Memory write strobe)
P3.7	\overline{RD} (external Data Memory read strobe)

*P1.0 and P1.1 serve these alternate functions only on the 8052.



270252-3

B. Port 1 Bit




270252-5

D. Port 3 Bit

Instrucciones que modifican un puerto

ANL	(logical AND, e.g., ANL P1, A)
ORL	(logical OR, e.g., ORL P2, A)
XRL	(logical EX-OR, e.g., XRL P3, A)
JBC	(jump if bit = 1 and clear bit, e.g., JBC P1.1, LABEL)
CPL	(complement bit, e.g., CPL P3.0)
INC	(increment, e.g., INC P2)
DEC	(decrement, e.g., DEC P2)
DJNZ	(decrement and jump if not zero, e.g., DJNZ P3, LABEL)
MOV, PX.Y, C	(move carry bit to bit Y of Port X)
CLR PX.Y	(clear bit Y of Port X)
SETB PX.Y	(set bit Y of Port X)


MCS-51 Periféricos incluidos: Timer/Counter



GATE	C/T	M1	M0	Operating Mode
		0	0	8-bit Timer/Counter "THx" with "TLx" as 5-bit prescaler.
		0	1	16-bit Timer/Counter "THx" and "TLx" are cascaded; there is no prescaler.
		1	0	8-bit auto-reload Timer/Counter "THx" holds a value which is to be reloaded into "TLx" each time it overflows.
		1	1	(Timer 0) TL0 is an 8-bit Timer/Counter controlled by the standard Timer 0 control bits. TH0 is an 8-bit timer only controlled by Timer 1 control bits.
		1	1	(Timer 1) Timer/Counter 1 stopped.

TMOD: Timer/Counter Mode Control Register

MCS-51 Periféricos incluidos: Timer/Counter




(MSB)						(LSB)	
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
Symbol	Position	Name and Significance		Symbol	Position	Name and Significance	
TF1	TCON.7	Timer 1 overflow Flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when processor vectors to interrupt routine.		IE1	TCON.3	Interrupt 1 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed.	
TR1	TCON.6	Timer 1 Run control bit. Set/cleared by software to turn Timer/Counter on/off.		IT1	TCON.2	Interrupt 1 Type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.	
TF0	TCON.5	Timer 0 overflow Flag. Set by hardware on Timer/Counter overflow. Cleared by hardware when processor vectors to interrupt routine.		IE0	TCON.1	Interrupt 0 Edge flag. Set by hardware when external interrupt edge detected. Cleared when interrupt processed.	
TR0	TCON.4	Timer 0 Run control bit. Set/cleared by software to turn Timer/Counter on/off.		IT0	TCON.0	Interrupt 0 Type control bit. Set/cleared by software to specify falling edge/low level triggered external interrupts.	

Modo 0


TCON: Timer/Counter Control Register

MCS-51 Periféricos incluidos: Timer/Counter



Modo 2


MCS-51 Periféricos incluidos: Timer/Counter



Modo 3

MCS-51 Periféricos incluidos: Timer/Counter

2



Symbol	Position	Name and Significance
TF2	T2CON.7	Timer 2 overflow flag set by a Timer 2 overflow and must be cleared by software. TF2 will not be set when either RCLK = 1 or TCLK = 1.
EXF2	T2CON.6	Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX and EXEN2 = 1. When Timer 2 interrupt is enabled, EXF2 = 1 will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software.
RCLK	T2CON.5	Receive clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its receive clock in Modes 1 and 3. RCLK = 0 causes Timer 1 overflow to be used for the receive clock.
TCLK	T2CON.4	Transmit clock flag. When set, causes the serial port to use Timer 2 overflow pulses for its transmit clock in modes 1 and 3. TCLK = 0 causes Timer 1 overflows to be used for the transmit clock.
EXEN2	T2CON.3	Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of a negative transition on T2EX if Timer 2 is not being used to clock the serial port. EXEN2 = 0 causes Timer 2 to ignore events at T2EX.
TR2	T2CON.2	Start/stop control for Timer 2. A logic 1 starts the timer.
C/T $\bar{2}$	T2CON.1	Timer or counter select. (Timer 2) 0 = Internal timer (OSC/12) 1 = External event counter (falling edge triggered).
CP/ $\overline{RL2}$	T2CON.0	Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN2 = 1. When cleared, auto-reloads will occur either with Timer 2 overflows or negative transitions at T2EX when EXEN2 = 1. When either RCLK = 1 or TCLK = 1, this bit is ignored and the timer is forced to auto-reload on Timer 2 overflow.


Table 2. Timer 2 Operating Modes

RCLK + TCLK	CP/ $\overline{RL2}$	TR2	Mode
0	0	1	16-bit Auto-Reload
0	1	1	16-bit Capture
1	X	1	Baud Rate Generator
X	X	0	(off)

Figure 11. T2CON: Timer/Counter 2 Control Register

MCS-51 Periféricos incluidos: Timer/Counter

2




270252-12

Figure 12. Timer 2 in Capture Mode

MCS-51 Periféricos incluidos: Timer/Counter


2



270252-13

Figure 13. Timer 2 in Auto-Reload Mode

MCS-51 Interrupciones



Symbol	Position	Function
EA	IE.7	disables all interrupts. If EA = 0, no interrupt will be acknowledged. If EA = 1, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.
—	IE.6	reserved.
ET2	IE.5	Timer 2 interrupt enable bit.
ES	IE.4	Serial Port interrupt enable bit.
ET1	IE.3	Timer 1 interrupt enable bit.
EX1	IE.2	External interrupt 1 enable bit.
ET0	IE.1	Timer 0 interrupt enable bit.
EX0	IE.0	External interrupt 0 enable bit.


(MSB) EA — ET2 ES ET1 EX1 ET0 EX0 (LSB)

Enable Bit = 1 enables the interrupt.
Enable Bit = 0 disables it.

User software should never write 1s to unimplemented bits, since they may be used in future MCS-51 products.

IE: Interrupt Enable Register


MCS-51 Interrupciones



Priority bit = 1 assigns high priority.
 Priority bit = 0 assigns low priority.

Symbol	Position	Function	Source	Priority Within Level
—	IP.7	reserved	1. IE0	(highest)
—	IP.6	reserved	2. TF0	
PT2	IP.5	Timer 2 interrupt priority bit.	3. IE1	
PS	IP.4	Serial Port Interrupt priority bit.	4. TF1	
PT1	IP.3	Timer 1 interrupt priority bit.	5. RI + TI	
PX1	IP.2	External interrupt 1 priority bit.	6. TF2 + EXF2	(lowest)
PT0	IP.1	Timer 0 interrupt priority bit.		
PX0	IP.0	External interrupt 0 priority bit.		

User software should never write 1s to unimplemented bits, since



270252-20

This is the fastest possible response when C2 is the final cycle of an instruction other than RETI or an access to IE or IP.

Interrupt Response Timing Diagram

MCS-51 Periféricos incluidos: Interfaz Serie

(MSB)					(LSB)			
SM0	SM1	SM2	REN	TB8	RB8	TI	RI	

Where SM0, SM1 specify the serial port mode, as follows:


SM0	SM1	Mode	Description	Baud Rate
0	0	0	shift register	$f_{osc}/12$
0	1	1	8-bit UART	variable
1	0	2	9-bit UART	$f_{osc}/64$ or $f_{osc}/32$
1	1	3	9-bit UART variable	

- SM2 enables the multiprocessor communication feature in Modes 2 and 3. In Mode 2 or 3, if SM2 is set to 1 then RI will not be activated if the received 9th data bit (RB8) is 0. In Mode 1, if SM2 = 1 then RI will not be activated if a valid stop bit was not received. In Mode 0, SM2 should be 0.
- REN enables serial reception. Set by software to enable reception. Clear by software to disable reception.
- TB8 is the 9th data bit that will be transmitted in Modes 2 and 3. Set or clear by software as desired.
- RB8 In Modes 2 and 3, is the 9th data bit that was received. In Mode 1, if SM2 = 0, RB8 is the stop bit that was received. In Mode 0, RB8 is not used.
- TI is transmit interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or at the beginning of the stop bit in the other modes, in any serial transmission. Must be cleared by software.
- RI is receive interrupt flag. Set by hardware at the end of the 8th bit time in Mode 0, or halfway through the stop bit time in the other modes, in any serial reception (except see SM2). Must be cleared by software.

SCON: Serial Port Control Register

$$\text{Baud Rate} = \frac{\text{Modes 1, 3}}{32} \times (\text{Timer 1 Overflow Rate})$$

MCS-51 Periféricos incluídos: Interfaz Serie



NOTE AVAILABILITY OF ADDITIONAL EXTERNAL INTERRUPT

Timer 2 in Baud Rate Generator Mode

$$\text{Mode 0 Baud Rate} = \frac{\text{Oscillator Frequency}}{12}$$

$$\text{Mode 2 Baud Rate} = \frac{2^{\text{SMOD}}}{64} \times (\text{Oscillator Frequency})$$

$$\text{Modes 1, 3 Baud Rate} = \frac{2^{\text{SMOD}}}{32} \times \frac{\text{Oscillator Frequency}}{12 \times [256 - (\text{TH1})]}$$